Sciweavers

3053 search results - page 373 / 611
» Performance of Generative Programming Based Protocol Impleme...
Sort
View
HPCA
2011
IEEE
14 years 7 months ago
Calvin: Deterministic or not? Free will to choose
Most shared memory systems maximize performance by unpredictably resolving memory races. Unpredictable memory races can lead to nondeterminism in parallel programs, which can suff...
Derek Hower, Polina Dudnik, Mark D. Hill, David A....
ERLANG
2004
ACM
15 years 7 months ago
An external short message entity for gambling services
This paper introduces a new platform designed for mobile gambling services. The special characteristics of these services lead us to developed a multiservice platform that easily ...
Enrique Marcote, Daniel I. Iglesia, Carlos J. Escu...
ISCA
2011
IEEE
313views Hardware» more  ISCA 2011»
14 years 7 months ago
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay ...
PADS
1999
ACM
15 years 7 months ago
Shock Resistant Time Warp
In an attempt to cope with time-varying workload, traditional adaptive Time Warp protocols are designed to react in response to performance changes by altering control parameter c...
Alois Ferscha, James Johnson
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
14 years 7 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...