Sciweavers

290 search results - page 38 / 58
» Performance of Hardware Compressed Main Memory
Sort
View
CF
2005
ACM
15 years 1 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder
VLDB
2002
ACM
108views Database» more  VLDB 2002»
14 years 11 months ago
Generic Database Cost Models for Hierarchical Memory Systems
Accurate prediction of operator execution time is a prerequisite for database query optimization. Although extensively studied for conventional disk-based DBMSs, cost modeling in ...
Stefan Manegold, Peter A. Boncz, Martin L. Kersten
ICPR
2006
IEEE
16 years 25 days ago
Fast Synthesis of Dynamic Colour Textures
Textural appearance of many real word materials is not static but shows progress in time. If such a progress is spatially and temporally homogeneous these materials can be represe...
Jirí Filip, Michal Haindl, Dmitry Chetverik...
ISCA
1994
IEEE
117views Hardware» more  ISCA 1994»
15 years 3 months ago
Evaluating Stream Buffers as a Secondary Cache Replacement
Today's commodity microprocessors require a low latency memory system to achieve high sustained performance. The conventional high-performance memory system provides fast dat...
Subbarao Palacharla, Richard E. Kessler
FPGA
2005
ACM
195views FPGA» more  FPGA 2005»
15 years 5 months ago
Sparse Matrix-Vector multiplication on FPGAs
Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices sig...
Ling Zhuo, Viktor K. Prasanna