Sciweavers

290 search results - page 3 / 58
» Performance of Hardware Compressed Main Memory
Sort
View
ACSAC
2008
IEEE
14 years 23 days ago
Defending Against Attacks on Main Memory Persistence
Main memory contains transient information for all resident applications. However, if memory chip contents survives power-off, e.g., via freezing DRAM chips, sensitive data such a...
William Enck, Kevin R. B. Butler, Thomas Richardso...
ISCA
2007
IEEE
168views Hardware» more  ISCA 2007»
14 years 17 days ago
Limiting the power consumption of main memory
The peak power consumption of hardware components affects their power supply, packaging, and cooling requirements. When the peak power consumption is high, the hardware components...
Bruno Diniz, Dorgival Olavo Guedes Neto, Wagner Me...
DCC
2008
IEEE
13 years 8 months ago
Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm
Researchers have proposed using hardware data compression units within the memory hierarchies of microprocessors in order to improve performance, energy efficiency, and functional...
Xi Chen, Lei Yang, Haris Lekatsas, Robert P. Dick,...
MICRO
2010
IEEE
186views Hardware» more  MICRO 2010»
13 years 4 months ago
Phase-Change Technology and the Future of Main Memory
As DRAM and other charge memories reach scaling limits, resistive memories, such as phase change memory (PCM), may permit continued scaling of main memories. However, while PCM ma...
Benjamin C. Lee, Ping Zhou, Jun Yang 0002, Youtao ...
DCC
2006
IEEE
14 years 5 months ago
Data Compression with Restricted Parsings
We consider a class of algorithms related to Lempel-Ziv that incorporate restrictions on the manner in which the data can be parsed with the goal of introducing new tradeoffs betwe...
John T. Robinson, Luis Alfonso Lastras-Monta&ntild...