Sciweavers

69 search results - page 7 / 14
» Performance of Switch Blocking on Multithreaded Architecture...
Sort
View
82
Voted
ICCD
2008
IEEE
111views Hardware» more  ICCD 2008»
15 years 6 months ago
Power switch characterization for fine-grained dynamic voltage scaling
—Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements. One low overhead implementation of DVS uses PMOS power switches to connec...
Liang Di, Mateja Putic, John Lach, Benton H. Calho...
MICRO
1997
IEEE
116views Hardware» more  MICRO 1997»
15 years 1 months ago
Tuning Compiler Optimizations for Simultaneous Multithreading
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay ...
MASCOTS
2008
14 years 11 months ago
Modeling Software Contention using Colored Petri Nets
Commercial servers, such as database or application servers, often attempt to improve performance via multithreading. Improper multi-threading architectures can incur contention, ...
Nilabja Roy, Akshay Dabholkar, Nathan Hamm, Lawren...
ICNS
2006
IEEE
15 years 3 months ago
Anycast Algorithms Supporting Optical Burst Switched Grid Networks
— In this paper we consider implementing optical burst switching as a technology for building Grids with computationally intensive requirements. This architecture has been referr...
Marc De Leenheer, Farid Farahmand, Kejie Lu, Tao Z...
BROADNETS
2005
IEEE
15 years 3 months ago
Performance comparison of agile optical network architectures with static vs. dynamic regenerator assignment
Abstract— Agile all optical cross-connect (OXC) switches currently use an architecture in which regenerators and transceivers have pre-assigned and fixed directionality. However...
Kotikalapudi Sriram, David W. Griffith, Giuseppe D...