3321 search results - page 159 / 665 » Performance of parallel computations with dynamic processor ... |
133
Voted
GECCO
2009
Springer
15 years 10 months ago
2009
Springer
Solving complex, real-world problems with genetic programming (GP) can require extensive computing resources. However, the highly parallel nature of GP facilitates using a large n...
146
Voted
GRID
2004
Springer
15 years 9 months ago
2004
Springer
This paper reports on the design, implementation and performance evaluation of a suite of GridRPC programming middleware called Ninf-G Version 2 (Ninf-G2). NinfG2 is a reference i...
115
Voted
HPCA
2006
IEEE
16 years 4 months ago
2006
IEEE
Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multiprocessors (CMPs) try the ability of designers to develop efficient simulato...
153
Voted
FCCM
2004
IEEE
15 years 7 months ago
2004
IEEE
Dynamically Reconfigurable Processor (DRP)[1] developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixte...
136
Voted
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
Scratchpad memory (SPM), a fast software-managed onchip SRAM, is now widely used in modern embedded processors. Compared to hardware-managed cache, it is more efficient in perfor...