Sciweavers

3321 search results - page 166 / 665
» Performance of parallel computations with dynamic processor ...
Sort
View
143
Voted
SOSP
1997
ACM
15 years 5 months ago
The Design, Implementation and Evaluation of SMART: A Scheduler for Multimedia Applications
Real-time applications such as multimedia audio and video are increasingly populating the workstation desktop. To support the execution of these applications in conjunction with t...
Jason Nieh, Monica S. Lam
GLVLSI
2007
IEEE
162views VLSI» more  GLVLSI 2007»
15 years 7 months ago
Utilizing custom registers in application-specific instruction set processors for register spills elimination
Application-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processo...
Hai Lin, Yunsi Fei
128
Voted
ISPDC
2008
IEEE
15 years 10 months ago
Load Balancing in Mesh-like Computations using Prediction Binary Trees
We present a load-balancing technique that exploits the temporal coherence, among successive computation phases, in mesh-like computations to be mapped on a cluster of processors....
Biagio Cosenza, Gennaro Cordasco, Rosario De Chiar...
ANCS
2006
ACM
15 years 7 months ago
Efficient memory utilization on network processors for deep packet inspection
Deep Packet Inspection (DPI) refers to examining both packet header and payload to look for predefined patterns, which is essential for network security, intrusion detection and c...
Piti Piyachon, Yan Luo
ICS
2005
Tsinghua U.
15 years 9 months ago
Low-power, low-complexity instruction issue using compiler assistance
In an out-of-order issue processor, instructions are dynamically reordered and issued to function units in their dataready order rather than their original program order to achiev...
Madhavi Gopal Valluri, Lizy Kurian John, Kathryn S...