3321 search results - page 233 / 665 » Performance of parallel computations with dynamic processor ... |
148
click to vote
ICCS
2005
Springer
15 years 10 months ago
2005
Springer
Cray X1 Fortran and C/C++ compilers provide a number of loop transformations, notably vectorization and multistreaming, in order to exploit the multistreaming processor (MSP) hard...
116
click to vote
ICCAD
2005
IEEE
16 years 1 months ago
2005
IEEE
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
139
click to vote
SECON
2007
IEEE
15 years 10 months ago
2007
IEEE
— Rate control for congestion mitigation and avoidance has received significant attention in the sensor networks literature. Existing rate control schemes dynamically assign rat...
133
click to vote
GLVLSI
2010
IEEE
15 years 9 months ago
2010
IEEE
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
123
click to vote
CCGRID
2004
IEEE
15 years 8 months ago
2004
IEEE
1 Scheduling resources on Grids is a well-known problem. The extension of Grids to LambdaGrids requires scheduling of lambdas, i.e., end-to-end high-speed circuits. In this paper, ...