Sciweavers

3321 search results - page 526 / 665
» Performance of parallel computations with dynamic processor ...
Sort
View
126
Voted
ISCA
2005
IEEE
118views Hardware» more  ISCA 2005»
15 years 9 months ago
Continuous Optimization
This paper presents a hardware-based dynamic optimizer that continuously optimizes an application’s instruction stream. In continuous optimization, dataflow optimizations are p...
Brian Fahs, Todd M. Rafacz, Sanjay J. Patel, Steve...
ANCS
2005
ACM
15 years 9 months ago
Addressing data compatibility on programmable network platforms
Large-scale applications require the efficient exchange of data across their distributed components, including data from heterogeneous sources and to widely varying clients. Inher...
Ada Gavrilovska, Karsten Schwan
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
15 years 9 months ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
153
Voted
CASES
2007
ACM
15 years 7 months ago
Application driven embedded system design: a face recognition case study
The key to increasing performance without a commensurate increase in power consumption in modern processors lies in increasing both parallelism and core specialization. Core speci...
Karthik Ramani, Al Davis
CF
2006
ACM
15 years 9 months ago
Exploiting locality to ameliorate packet queue contention and serialization
Packet processing systems maintain high throughput despite relatively high memory latencies by exploiting the coarse-grained parallelism available between packets. In particular, ...
Sailesh Kumar, John Maschmeyer, Patrick Crowley