Sciweavers

3321 search results - page 74 / 665
» Performance of parallel computations with dynamic processor ...
Sort
View
131
Voted
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
16 years 5 days ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
ICDCS
2007
IEEE
15 years 9 months ago
Distributed Resource Management and Admission Control of Stream Processing Systems with Max Utility
A fundamental problem in a large scale decentralized stream processing system is how to best utilize the available resources and admission control the bursty and high volume input...
Cathy H. Xia, Donald F. Towsley, Chun Zhang
JPDC
2006
146views more  JPDC 2006»
15 years 3 months ago
A semi-static approach to mapping dynamic iterative tasks onto heterogeneous computing systems
Minimization of the execution time of an iterative application in a heterogeneous parallel computing environment requires an appropriate mapping scheme for matching and scheduling...
Yu-Kwong Kwok, Anthony A. Maciejewski, Howard Jay ...
IPPS
1999
IEEE
15 years 7 months ago
High Performance Computing for the Masses
Abstract. Recent advances in software and hardware for clustered computing have allowed scientists and computing specialists to take advantage of commodity processors in solving ch...
Mark J. Clement, Quinn Snell, Glenn Judd
IPPS
1999
IEEE
15 years 7 months ago
Condition-Based Maintenance: Algorithms and Applications for Embedded High Performance Computing
Condition based maintenance (CBM) seeks to generate a design for a new ship wide CMB system that performs diagnoses and failure prediction on Navy shipboard machinery. Eventually, ...
Bonnie Holte Bennett, George D. Hadden