Sciweavers

111 search results - page 12 / 23
» Performance pathologies in hardware transactional memory
Sort
View
ICMCS
2007
IEEE
119views Multimedia» more  ICMCS 2007»
15 years 6 months ago
Progress in High Performance Medical Imaging
Medical imaging has made great technological breakthroughs in multimodal acquisition, visualization, and analysis with many complementary image modalities to non-invasively captur...
Casimir A. Kulikowski, Leiguang Gong
HPCA
2006
IEEE
16 years 17 hour ago
LogTM: log-based transactional memory
Transactional memory (TM) simplifies parallel programming by guaranteeing that transactions appear to execute atomically and in isolation. Implementing these properties includes p...
Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan...
95
Voted
SBACPAD
2007
IEEE
143views Hardware» more  SBACPAD 2007»
15 years 6 months ago
A Code Compression Method to Cope with Security Hardware Overheads
Code Compression has been used to alleviate the memory requirements as well as to improve performance and/or minimize energy consumption. On the other hand, implementing security ...
Eduardo Wanderley Netto, Romain Vaslin, Guy Gognia...
IEEEPACT
2009
IEEE
15 years 6 months ago
StealthTest: Low Overhead Online Software Testing Using Transactional Memory
—Software testing is hard. The emergence of multicore architectures and the proliferation of bugprone multithreaded software makes testing even harder. To this end, researchers h...
Jayaram Bobba, Weiwei Xiong, Luke Yen, Mark D. Hil...
ICCD
2006
IEEE
143views Hardware» more  ICCD 2006»
15 years 8 months ago
Improving Power and Data Efficiency with Threaded Memory Modules
—The technique of module-threading utilizes standard DDR DRAM components to build modified memory modules. These modified modules incorporate one or more additional control signa...
Frederick A. Ware, Craig Hampel