301 search results - page 43 / 61 » Physical design techniques for optimizing RTA-induced variat... |
NETWORKING
2007
14 years 11 months ago
2007
Abstract. The wide deployment of 802.11 WLANs has led to the coexistence of wired and wireless clients in a network environment. This paper presents a robust technique to detect 80...
CHES
2011
Springer
13 years 10 months ago
2011
Springer
A lightweight and secure key storage scheme using silicon Physical Unclonable Functions (PUFs) is described. To derive stable PUF bits from chip manufacturing variations, a lightwe...
ICCAD
1997
IEEE
15 years 2 months ago
1997
IEEE
† This paper describes a novel methodology to automate the design of the interconnect distribution for multistage clock circuits. We introduce two key ideas. First, a hierarchica...
113
click to vote
NOCS
2008
IEEE
15 years 4 months ago
2008
IEEE
In this paper we examine a latency insensitive network composed of very fast and simple circuits that connects SoC cores that are also latency insensitive, de-synchronized, or asy...
105
click to vote
HPCA
2006
IEEE
15 years 10 months ago
2006
IEEE
As silicon technologies move into the nanometer regime, transistor reliability is expected to wane as devices become subject to extreme process variation, particle-induced transie...