Sciweavers

1189 search results - page 145 / 238
» Pipeline Timing Analysis Using a Trace-Driven Simulator
Sort
View
APCSAC
2001
IEEE
15 years 8 months ago
Exploiting Java Instruction/Thread Level Parallelism with Horizontal Multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
Kenji Watanabe, Wanming Chu, Yamin Li
QEST
2006
IEEE
15 years 10 months ago
Compositional Performability Evaluation for STATEMATE
Abstract— This paper reports on our efforts to link an industrial state-of-the-art modelling tool to academic state-of-the-art analysis algorithms. In a nutshell, we enable timed...
Eckard Böde, Marc Herbstritt, Holger Hermanns...
CODES
2009
IEEE
15 years 9 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
WSC
1997
15 years 5 months ago
Business Process Modeling with SIMPROCESS
This paper gives an overview of business process modeling with SIMPROCESS, its applications, unique features, basic and advanced modeling constructs, and benefits. 1 WHAT IS SIMPR...
Scott Swegles
ICA
2004
Springer
15 years 10 months ago
Postnonlinear Overcomplete Blind Source Separation Using Sparse Sources
Abstract. We present an approach for blindly decomposing an observed random vector x into f(As) where f is a diagonal function i.e. f = f1 × . . . × fm with one-dimensional funct...
Fabian J. Theis, Shun-ichi Amari