Sciweavers

1189 search results - page 26 / 238
» Pipeline Timing Analysis Using a Trace-Driven Simulator
Sort
View
MICRO
2000
IEEE
68views Hardware» more  MICRO 2000»
15 years 4 months ago
Performance improvement with circuit-level speculation
Current superscalar microprocessors’ performance depends on its frequency and the number of useful instructions that can be processed per cycle (IPC). In this paper we propose a...
Tong Liu, Shih-Lien Lu
RTSS
2003
IEEE
15 years 5 months ago
Experimental Evaluation of Code Properties for WCET Analysis
This paper presents a quantification of the timing effects that advanced processor features like data and instruction cache, pipelines, branch prediction units and out-oforder ex...
Antoine Colin, Stefan M. Petters
EMSOFT
2008
Springer
15 years 1 months ago
Energy efficient streaming applications with guaranteed throughput on MPSoCs
In this paper we present a design space exploration flow to achieve energy efficiency for streaming applications on MPSoCs while meeting the specified throughput constraints. The ...
Jun Zhu, Ingo Sander, Axel Jantsch
HPCA
2007
IEEE
16 years 3 days ago
Illustrative Design Space Studies with Microarchitectural Regression Models
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
Benjamin C. Lee, David M. Brooks
101
Voted
WSC
1998
15 years 1 months ago
Assessment of Simulation Models Based on Trace-File Analysis: A Metamodeling Approach
Many important characteristics of simulation models, including queuing models, can be investigated by the use of metamodels. Problems in qualitative analysis such as analyzing mod...
Juri Tolujev, Peter Lorenz, Daniel Beier, Thomas J...