Sciweavers

1189 search results - page 74 / 238
» Pipeline Timing Analysis Using a Trace-Driven Simulator
Sort
View
123
Voted
TON
1998
87views more  TON 1998»
15 years 3 months ago
Adaptive hybrid clock discipline algorithm for the network time protocol
This paper describes the analysis, implementation and performance of a new algorithm engineered to discipline a computer clock to a source of standard time, such as a GPS receiver...
David L. Mills
ITC
1999
IEEE
98views Hardware» more  ITC 1999»
15 years 8 months ago
A design diversity metric and reliability analysis for redundant systems
Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of...
Subhasish Mitra, Nirmal R. Saxena, Edward J. McClu...
CODES
2008
IEEE
15 years 5 months ago
Slack analysis in the system design loop
We present a system-level technique to analyze the impact of design optimizations on system-level timing dependencies. This technique enables us to speed up the design cycle by su...
Girish Venkataramani, Seth Copen Goldstein
BMCBI
2008
138views more  BMCBI 2008»
15 years 4 months ago
Automated simultaneous analysis phylogenetics (ASAP): an enabling tool for phlyogenomics
Background: The availability of sequences from whole genomes to reconstruct the tree of life has the potential to enable the development of phylogenomic hypotheses in ways that ha...
Indra Neil Sarkar, Mary G. Egan, Gloria M. Coruzzi...
DAC
2003
ACM
16 years 5 months ago
Multilevel global placement with retiming
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipel...
Jason Cong, Xin Yuan