Sciweavers

1189 search results - page 95 / 238
» Pipeline Timing Analysis Using a Trace-Driven Simulator
Sort
View
ICCD
2002
IEEE
79views Hardware» more  ICCD 2002»
16 years 1 months ago
TAXI: Trace Analysis for X86 Interpretation
Although x86 processors have been around for a long time and are the most ubiquitous processors in the world, the amount of academic research regarding details of their performanc...
Stevan A. Vlaovic, Edward S. Davidson
ISCA
2000
IEEE
81views Hardware» more  ISCA 2000»
15 years 8 months ago
Clock rate versus IPC: the end of the road for conventional microarchitectures
The doubling of microprocessor performance every three years has been the result of two factors: more transistors per chip and superlinear scaling of the processor clock with tech...
Vikas Agarwal, M. S. Hrishikesh, Stephen W. Keckle...
PAMI
1998
128views more  PAMI 1998»
15 years 3 months ago
A Hierarchical Latent Variable Model for Data Visualization
—Visualization has proven to be a powerful and widely-applicable tool for the analysis and interpretation of multivariate data. Most visualization algorithms aim to find a projec...
Christopher M. Bishop, Michael E. Tipping
297
Voted
KDD
2012
ACM
292views Data Mining» more  KDD 2012»
13 years 6 months ago
Online allocation of display ads with smooth delivery
Display ads on the Internet are often sold in bundles of thousands or millions of impressions over a particular time period, typically weeks or months. Ad serving systems that ass...
Anand Bhalgat, Jon Feldman, Vahab S. Mirrokni
97
Voted
ISCAS
2005
IEEE
114views Hardware» more  ISCAS 2005»
15 years 9 months ago
Performance analysis by topology indexed lookup tables
— Accurate analysis of VLSI interconnects is essential to the performance-driven synthesis and layout of integrated circuits. Existing techniques are based on either simulation, ...
P. Agarwal, A. Vidyarthi, Patrick H. Madden