Sciweavers

95 search results - page 18 / 19
» Pipelining with Futures
Sort
View
ISCA
2000
IEEE
105views Hardware» more  ISCA 2000»
13 years 10 months ago
Multiple-banked register file architectures
The register file access time is one of the critical delays in current superscalar processors. Its impact on processor performance is likely to increase in future processor genera...
José-Lorenzo Cruz, Antonio González,...
MICRO
1999
IEEE
105views Hardware» more  MICRO 1999»
13 years 10 months ago
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Building a high-performance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that ...
Todd M. Austin
CASES
2008
ACM
13 years 8 months ago
SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip
fficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Alastair D. Reid Krisztian Flautner Edmund Grimley-Evans ARM Ltd Yuan Lin University of Michigan The ...
Alastair D. Reid, Krisztián Flautner, Edmun...
BMCBI
2008
102views more  BMCBI 2008»
13 years 6 months ago
Ornithine decarboxylase antizyme finder (OAF): Fast and reliable detection of antizymes with frameshifts in mRNAs
Background: Ornithine decarboxylase antizymes are proteins which negatively regulate cellular polyamine levels via their affects on polyamine synthesis and cellular uptake. In vir...
Michaël Bekaert, Ivaylo P. Ivanov, John F. At...
BMCBI
2008
94views more  BMCBI 2008»
13 years 6 months ago
A comprehensive re-analysis of the Golden Spike data: Towards a benchmark for differential expression methods
Background: The Golden Spike data set has been used to validate a number of methods for summarizing Affymetrix data sets, sometimes with seemingly contradictory results. Much less...
Richard D. Pearson