Sciweavers

971 search results - page 22 / 195
» Planning with Reduced Operator Sets
Sort
View
ASPDAC
2004
ACM
83views Hardware» more  ASPDAC 2004»
15 years 3 months ago
Instruction set and functional unit synthesis for SIMD processor cores
—This paper focuses on SIMD processor synthesis and proposes a SIMD instruction set/functional unit synthesis algorithm. Given an initial assembly code and a timing constraint, t...
Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka,...
DATE
2008
IEEE
165views Hardware» more  DATE 2008»
15 years 4 months ago
Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems
Modern embedded CPU systems rely on a growing number of software features, but this growth increases the memory footprint and increases the need for efficient instruction and data...
Ken W. Batcher, Robert A. Walker
DAC
1999
ACM
15 years 2 months ago
Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design
As the CMOS technology enters the deep submicron design era, the lateral inter-wire coupling capacitance becomes the dominant part of load capacitance and makes RC delay on the bu...
Joon-Seo Yim, Chong-Min Kyung
SIGCOMM
2010
ACM
14 years 10 months ago
Greening backbone networks: reducing energy consumption by shutting off cables in bundled links
In backbone networks, the line cards that drive the links between neighboring routers consume a large amount of energy. Since these networks are typically overprovisioned, selecti...
Will Fisher, Martin Suchara, Jennifer Rexford
ICDE
2000
IEEE
89views Database» more  ICDE 2000»
15 years 11 months ago
Automating Statistics Management for Query Optimizers
Statistics play a key role in influencing the quality of plans chosen by a database query optimizer. In this paper, we identify the statistics that are essential for an optimizer....
Surajit Chaudhuri, Vivek R. Narasayya