Sciweavers

    351 search results - page 25 / 71
    » Plug-and-Play Architectural Design and Verification
    Sort
    View
    CCS
    2009
    ACM
    171views Security Privacy» more  CCS 2009»
    On voting machine design for verification and testability
    15 years 1 months ago
    On voting machine design for verification and testability
    Download  www.eecs.berkeley.edu
    We present an approach for the design and analysis of an electronic voting machine based on a novel combination of formal verification and systematic testing. The system was desig...
    Cynthia Sturton, Susmit Jha, Sanjit A. Seshia, Dav...
    posted by susmitjha
    Read More »
    FDL
    2008
    IEEE
    142views Natural Language Processing» more  FDL 2008»
    RTL Generation of Channel Architecture Templates for a Template-based SoC Design Flow
    14 years 11 months ago
    RTL Generation of Channel Architecture Templates for a Template-based SoC Design Flow
    Download  s-space.snu.ac.kr
    In this paper, we propose the design methodology for communication channel templates from formal specification to RTL description. In this flow, design and verification start from...
    Jinhyun Cho, Soonwoo Choi, Soo Chae
    claim paper
    Read More »
    DAC
    2009
    ACM
    141views Computer Architecture» more  DAC 2009»
    Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts
    15 years 10 months ago
    Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts
    Download  www.cs.cmu.edu
    Boolean satisfiability (SAT) solvers are used heavily in hardware and software verification tools for checking satisfiability of Boolean formulas. Most state-of-the-art SAT solver...
    Himanshu Jain, Edmund M. Clarke
    claim paper
    Read More »
    DAC
    2009
    ACM
    202views Computer Architecture» more  DAC 2009»
    Computing bounds for fault tolerance using formal techniques
    15 years 10 months ago
    Computing bounds for fault tolerance using formal techniques
    Download  www.informatik.uni-bremen.de
    Continuously shrinking feature sizes result in an increasing susceptibility of circuits to transient faults, e.g. due to environmental radiation. Approaches to implement fault tol...
    André Sülflow, Görschwin Fey, Rol...
    claim paper
    Read More »
    DAC
    2008
    ACM
    169views Computer Architecture» more  DAC 2008»
    Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation
    15 years 10 months ago
    Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation
    Download  web.cecs.pdx.edu
    ng Automatic Abstraction Refinement for Generalized Symbolic Trajectory Evaluation Yan Chen Dept. of Computer Science Portland State University Portland, OR, 97207 chenyan@cs.pdx.e...
    Yan Chen, Fei Xie, Jin Yang
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.