Sciweavers

18155 search results - page 6 / 3631
» Point
Sort
View
ARITH
2005
IEEE
15 years 3 months ago
Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition
In this paper we propose an architecture for the computation of the double—precision floating—point multiply—add fused (MAF) operation A + (B × C) that permits to compute ...
Javier D. Bruguera, Tomás Lang
ASYNC
2002
IEEE
115views Hardware» more  ASYNC 2002»
15 years 2 months ago
Point to Point GALS Interconnect
Reliable, low-latency channel communication between independent clock domains may be achieved using a combination of clock pausing techniques, self-calibrating delay lines and an ...
George S. Taylor, Simon W. Moore, Robert D. Mullin...
FCCM
2004
IEEE
109views VLSI» more  FCCM 2004»
15 years 1 months ago
Unifying Bit-Width Optimisation for Fixed-Point and Floating-Point Designs
This paper presents a method that offers a uniform treatment for bit-width optimisation of both fixed-point and floating-point designs. Our work utilises automatic differentiation...
Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk, Peter...
FPL
2004
Springer
90views Hardware» more  FPL 2004»
15 years 1 months ago
Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation
Abstract. This paper presents a new data representation known as Dual FiXedpoint (DFX), which employs a single bit exponent to select two different fixedpoint scalings. DFX provide...
Chun Te Ewe, Peter Y. K. Cheung, George A. Constan...