Sciweavers

178 search results - page 11 / 36
» Power Compiler: A Gate-Level Power Optimization and Synthesi...
Sort
View
CC
2002
Springer
131views System Software» more  CC 2002»
14 years 10 months ago
Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation
Global variable promotion, i.e. allocating unaliased globals to registers, can significantly reduce the number of memory operations. This results in reduced cache activity and less...
Andrea G. M. Cilio, Henk Corporaal
ASPDAC
2007
ACM
135views Hardware» more  ASPDAC 2007»
15 years 2 months ago
Architectural Optimizations for Text to Speech Synthesis in Embedded Systems
Abstract-- The increasing processing power of embedded devices have created the scope for certain applications that could previously be executed in desktop environments only, to mi...
Soumyajit Dey, Monu Kedia, Anupam Basu
MTDT
2003
IEEE
105views Hardware» more  MTDT 2003»
15 years 3 months ago
A Testability-Driven Optimizer and Wrapper Generator for Embedded Memories
Memory cores (especially SRAM cores) used on a system chip usually come from a memory compiler. Commercial memory compilers have their limitation— a large memory may need to be ...
Rei-Fu Huang, Li-Ming Denq, Cheng-Wen Wu, Jin-Fu L...
ICCAD
2000
IEEE
159views Hardware» more  ICCAD 2000»
15 years 2 months ago
ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters
A tool is presented that gives a high-level estimation of the power consumed by an analog continuous-time OTA-C filter when given only high-level input parameters such as dynamic ...
Erik Lauwers, Georges G. E. Gielen
CODES
2004
IEEE
15 years 2 months ago
Low energy security optimization in embedded cryptographic systems
Future embedded and wireless devices will be increasingly powerful supporting many applications including one of the most crucial, security. Although many wireless and embedded de...
Catherine H. Gebotys