Sciweavers

178 search results - page 16 / 36
» Power Compiler: A Gate-Level Power Optimization and Synthesi...
Sort
View
ISCA
2007
IEEE
146views Hardware» more  ISCA 2007»
15 years 5 months ago
Hardware atomicity for reliable software speculation
Speculative compiler optimizations are effective in improving both single-thread performance and reducing power consumption, but their implementation introduces significant compl...
Naveen Neelakantam, Ravi Rajwar, Suresh Srinivas, ...
AUTOMATICA
2005
123views more  AUTOMATICA 2005»
14 years 10 months ago
Analysis and synthesis of switched linear control systems
Switched linear systems have a long history of interest in the control community, and have attracted considerable attention recently because they are not only practically relevant...
Zhendong Sun, Shuzhi Sam Ge
ASPDAC
2006
ACM
148views Hardware» more  ASPDAC 2006»
15 years 2 months ago
TAPHS: thermal-aware unified physical-level and high-level synthesis
Thermal effects are becoming increasingly important during integrated circuit design. Thermal characteristics influence reliability, power consumption, cooling costs, and performan...
Zhenyu (Peter) Gu, Yonghong Yang, Jia Wang, Robert...
PLDI
2011
ACM
14 years 1 months ago
Caisson: a hardware description language for secure information flow
Information flow is an important security property that must be incorporated from the ground up, including at hardware design time, to provide a formal basis for a system’s roo...
Xun Li 0001, Mohit Tiwari, Jason Oberg, Vineeth Ka...
ICS
2005
Tsinghua U.
15 years 4 months ago
Disk layout optimization for reducing energy consumption
Excessive power consumption is becoming a major barrier to extracting the maximum performance from high-performance parallel systems. Therefore, techniques oriented towards reduci...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir