Sciweavers

178 search results - page 9 / 36
» Power Compiler: A Gate-Level Power Optimization and Synthesi...
Sort
View
109
Voted
LCPC
2000
Springer
15 years 4 months ago
Optimizing the Use of High Performance Software Libraries
Abstract. This paper describes how the use of software libraries, which is prevalent in high performance computing, can benefit from compiler optimizations in much the same way tha...
Samuel Z. Guyer, Calvin Lin
222
Voted
ICANNGA
2011
Springer
254views Algorithms» more  ICANNGA 2011»
14 years 1 days ago
Simulated Evolution (SimE) Based Embedded System Synthesis Algorithm for Electric Circuit Units (ECUs)
ECU (Electric Circuit Unit) is a type of embedded system that is used in automobiles to perform different functions. The synthesis process of ECU requires that the hardware should...
Umair F. Siddiqi, Yoichi Shiraishi, Mona Abo El Da...
ISVLSI
2006
IEEE
150views VLSI» more  ISVLSI 2006»
15 years 6 months ago
Design and Analysis of a Low Power VLIW DSP Core
Power consumption has been the primary issue in processor design, with various power reduction strategies being adopted from system-level to circuitlevel. In order to develop a po...
Chan-Hao Chang, Diana Marculescu
CASES
2005
ACM
15 years 2 months ago
Software-directed power-aware interconnection networks
Interconnection networks have been deployed as the communication fabric in a wide range of parallel computer systems. With recent technological trends allowing growing quantities ...
Vassos Soteriou, Noel Eisley, Li-Shiuan Peh
ISLPED
2005
ACM
86views Hardware» more  ISLPED 2005»
15 years 6 months ago
An evaluation of code and data optimizations in the context of disk power reduction
Disk power management is becoming increasingly important in high-end server and cluster type of environments that execute dataintensive applications. While hardware-only approache...
Mahmut T. Kandemir, Seung Woo Son, Guangyu Chen