Sciweavers

462 search results - page 40 / 93
» Power Efficient Data Cache Designs
Sort
View
TPDS
2008
134views more  TPDS 2008»
14 years 12 months ago
Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Architectures
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On th...
Ricardo Fernández Pascual, José M. G...
IDEAL
2003
Springer
15 years 5 months ago
Towards a Terabyte Digital Library System
In China-US Million Book Digital Library, output of the digitalization process is more than one terabyte of text in OEB and PDF format. To access these data quickly and accurately,...
Hao Ding, Yun Lin, Bin Liu
CASES
2010
ACM
14 years 10 months ago
Mighty-morphing power-SIMD
In modern wireless devices, two broad classes of compute-intensive applications are common: those with high amounts of data-level parallelism, such as signal processing used in wi...
Ganesh S. Dasika, Mark Woh, Sangwon Seo, Nathan Cl...
JOCN
2010
70views more  JOCN 2010»
14 years 11 months ago
Optimizing Design Efficiency of Free Recall Events for fMRI
■ Free recall is a fundamental paradigm for studying memory retrieval in the context of minimal cue support. Accordingly, free recall has been extensively studied using behavior...
Ilke Öztekin, Nicole M. Long, David Badre
96
Voted
BCS
2008
15 years 2 months ago
Implications of Electronics Technology Trends to Algorithm Design
Scaling of electronics technology has brought us to a pivotal point in the design of computational devices. Technology scaling favours transistors over wires which has led us into...
Daniel Greenfield, Simon W. Moore