1238 search results - page 221 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
IISWC
2009
IEEE
15 years 6 months ago
2009
IEEE
PARSEC is a reference application suite used in industry and academia to assess new Chip Multiprocessor (CMP) designs. No investigation to date has profiled PARSEC on real hardwa...
BTW
2009
Springer
15 years 6 months ago
2009
Springer
Abstract: Green computing or energy saving when processing information is primarily considered a task of processor development. We, however, advocate that a holistic approach is ne...
ISCA
2007
IEEE
15 years 5 months ago
2007
IEEE
Process variation affects processor pipelines by making some stages slower and others faster, therefore exacerbating pipeline unbalance. This reduces the frequency attainable by t...
ICRA
2002
IEEE
15 years 4 months ago
2002
IEEE
In this paper, we propose a tactile sensing element that communicates through two dimensional conductive skin layers without individual wires. Each tactile element has sensors and...
ICCAD
1994
IEEE
15 years 3 months ago
1994
IEEE
Abstract-- The design of application-specific instruction set processor (ASIP) system includes at least three interdependent tasks: microarchitecture design, instruction set design...