Sciweavers

1238 search results - page 230 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
SPAA
2000
ACM
15 years 3 months ago
Compact, multilayer layout for butterfly fat-tree
Modern VLSI processing supports a two-dimensional surface for active devices along with multiple stacked layers of interconnect. With the advent of planarization, the number of la...
André DeHon
IPPS
1995
IEEE
15 years 3 months ago
Operating system support for concurrent remote task creation
This paper describes improvements to the Mach microkernel’s support for efficient application startup across multiple nodes in a cluster or massively parallel processor. Signifi...
Dejan S. Milojicic, David L. Black, Steven J. Sear...
ESTIMEDIA
2008
Springer
15 years 1 months ago
Serialized multitasking code generation from dataflow specification
This paper is concerned about multitasking embedded software development from the system specification to the final implementation including design space exploration(DSE). In the ...
Seongnam Kwon, Soonhoi Ha
SP
2008
IEEE
113views Security Privacy» more  SP 2008»
14 years 11 months ago
Inter-operating grids through Delegated MatchMaking
The grid vision of a single computing utility has yet to materialize: while many grids with thousands of processors each exist, most work in isolation. An important obstacle for t...
Alexandru Iosup, Todd Tannenbaum, Matthew Farrelle...
MICRO
2010
IEEE
99views Hardware» more  MICRO 2010»
14 years 9 months ago
ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment
Recently-proposed architectures that continuously operate on atomic blocks of instructions (also called chunks) can boost the programmability and performance of shared-memory mult...
Xuehai Qian, Wonsun Ahn, Josep Torrellas