1238 search results - page 56 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
ISCA
1997
IEEE
15 years 3 months ago
1997
IEEE
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
SPAA
1990
ACM
15 years 3 months ago
1990
ACM
Multithreading has been proposed as an architectural strategy for tolerating latency in multiprocessors and, through limited empirical studies, shown to offer promise. This paper ...
ICPP
1991
IEEE
15 years 3 months ago
1991
IEEE
This paper presents an architecture for programmable systolic arrays that provides simple and e cient systolic communication. The Brown Systolic Array is a linear implementation o...
DAC
2002
ACM
16 years 22 days ago
2002
ACM
This contribution describes the design and performance testing of an Advanced Encryption Standard (AES) compliant encryption chip that delivers 2.29 GB/s of encryption throughput ...
108
click to vote
IPPS
2010
IEEE
14 years 9 months ago
2010
IEEE
Abstract--Power density and heat density of multicore processor system are increasing exponentially with Moore's Law. High temperature on chip greatly affects its reliability,...