1238 search results - page 81 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
APCSAC
2005
IEEE
15 years 5 months ago
2005
IEEE
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such ...
DAC
2001
ACM
16 years 24 days ago
2001
ACM
We present a methodology for microarchitectural customization of embedded processors by exploiting application information, thus attaining the twin benefits of processor standardi...
HPCA
2006
IEEE
16 years 5 days ago
2006
IEEE
Building processors with large instruction windows has been proposed as a mechanism for overcoming the memory wall, but finding a feasible and implementable design has been an elu...
103
click to vote
ISLPED
2004
ACM
15 years 5 months ago
2004
ACM
We present a novel temperature/leakage sensor, developed for high-speed, low-power, monitoring of processors and complex VLSI chips. The innovative idea is the use of 4T SRAM cell...
FCCM
1999
IEEE
15 years 4 months ago
1999
IEEE
Technology scaling of CMOS processes brings relatively faster transistors (gates) and slower interconnects (wires), making viable the addition of reconfigurability to increase per...