Sciweavers

115 search results - page 12 / 23
» Power analysis of system-level on-chip communication archite...
Sort
View
CF
2006
ACM
15 years 5 months ago
Tile size selection for low-power tile-based architectures
In this paper, we investigate the power implications of tile size selection for tile-based processors. We refer to this investigation as a tile granularity study. This is accompli...
John Oliver, Ravishankar Rao, Michael Brown, Jenni...
ICCAD
2002
IEEE
106views Hardware» more  ICCAD 2002»
15 years 8 months ago
Throughput-driven IC communication fabric synthesis
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
Tao Lin, Lawrence T. Pileggi
DAC
2004
ACM
16 years 20 days ago
Heterogeneous MP-SoC: the solution to energy-efficient signal processing
To meet conflicting flexibility, performance and cost constraints of demanding signal processing applications, future designs in this domain will contain an increasing number of a...
Tim Kogel, Heinrich Meyr
SC
2004
ACM
15 years 5 months ago
A Performance and Scalability Analysis of the BlueGene/L Architecture
This paper is structured as follows. Section 2 gives an architectural description of BlueGene/L. Section 3 analyzes the issue of “computational noise” – the effect that the o...
Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. ...
ISCC
2003
IEEE
15 years 5 months ago
Supporting Mobile Devices in Gnutella File Sharing Network with Mobile Agents
The use of peer to peer file sharing networks such as Gnutella is proliferating on the Internet, but its use is bandwidth consuming due to the broadcast nature of some peer to pee...
Tim Hsin-Ting Hu, Binh Thai, Aruna Seneviratne