115 search results - page 7 / 23 » Power analysis of system-level on-chip communication archite... |
ICCD
2002
IEEE
15 years 8 months ago
2002
IEEE
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...
102
click to vote
DAC
2005
ACM
15 years 1 months ago
2005
ACM
This paper proposes a fast decoupling capacitance (decap) allocation and budgeting algorithm for both early stage decap estimation and later stage decap minimization in today’s ...
DAC
2002
ACM
16 years 18 days ago
2002
ACM
Communication-based power management (CBPM) is a new batterydriven system-level power management methodology in which the systemlevel communication architecture regulates the exec...
CODES
2006
IEEE
15 years 5 months ago
2006
IEEE
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
102
click to vote
CODES
2002
IEEE
15 years 4 months ago
2002
IEEE
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...