Sciweavers

1850 search results - page 109 / 370
» Power and performance optimization at the system level
Sort
View
ISCA
2012
IEEE
274views Hardware» more  ISCA 2012»
13 years 9 days ago
The dynamic granularity memory system
Chip multiprocessors enable continued performance scaling with increasingly many cores per chip. As the throughput of computation outpaces available memory bandwidth, however, the...
Doe Hyun Yoon, Min Kyu Jeong, Michael Sullivan, Ma...
ICCAD
2002
IEEE
106views Hardware» more  ICCAD 2002»
15 years 6 months ago
Throughput-driven IC communication fabric synthesis
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
Tao Lin, Lawrence T. Pileggi
SYRCODIS
2008
184views Database» more  SYRCODIS 2008»
14 years 11 months ago
Towards Cost-based Query Optimization in Native XML Database Management Systems
In the last few years, XML became a de-facto standard for the exchange of structured and semi-structured data. The database research community took this development into account b...
Andreas M. Weiner, Christian Mathis, Theo Här...
ISCA
2007
IEEE
171views Hardware» more  ISCA 2007»
15 years 4 months ago
Power provisioning for a warehouse-sized computer
Large-scale Internet services require a computing infrastructure that can be appropriately described as a warehouse-sized computing system. The cost of building datacenter facilit...
Xiaobo Fan, Wolf-Dietrich Weber, Luiz André...
DAC
2005
ACM
15 years 11 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer