Sciweavers

1850 search results - page 357 / 370
» Power and performance optimization at the system level
Sort
View
CVGIP
2006
115views more  CVGIP 2006»
14 years 9 months ago
Methods for exploring expressive stance
The postures a character adopts over time are a key expressive aspect of her movement. While IK tools help a character achieve positioning constraints, there are few tools that he...
Michael Neff, Eugene Fiume
101
Voted
ISCAS
2007
IEEE
161views Hardware» more  ISCAS 2007»
15 years 3 months ago
Hardware Architecture of a Parallel Pattern Matching Engine
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
Meeta Yadav, Ashwini Venkatachaliah, Paul D. Franz...
EUROSYS
2009
ACM
15 years 6 months ago
Migrating server storage to SSDs: analysis of tradeoffs
Recently, flash-based solid-state drives (SSDs) have become standard options for laptop and desktop storage, but their impact on enterprise server storage has not been studied. P...
Dushyanth Narayanan, Eno Thereska, Austin Donnelly...
AB
2007
Springer
15 years 3 months ago
Algorithmic Algebraic Model Checking IV: Characterization of Metabolic Networks
A series of papers, all under the title of Algorithmic Algebraic Model Checking (AAMC), has sought to combine techniques from algorithmic algebra, model checking and dynamical syst...
Venkatesh Mysore, Bud Mishra
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
15 years 2 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...