Sciweavers

1850 search results - page 51 / 370
» Power and performance optimization at the system level
Sort
View
CDES
2006
78views Hardware» more  CDES 2006»
14 years 11 months ago
The Impact of Cache Organization in Optimizing Microprocessor Power Consumption
In the recent years, power consumption has become increasingly an important design concern as silicon area and performance in modern computer systems design. Several factors have ...
Nagm Mohamed, Nazeih Botros, Wei Zhang
ICN
2001
Springer
15 years 2 months ago
A System Level Framework for Streaming 3-D Meshes over Packet Networks
In this paper, a system-level framework is proposed for 3-D graphics streaming. The proposed architecture is scalable with respect to the variations in both bandwidth and channel e...
Ghassan Al-Regib, Yucel Altunbasak
ISCAS
2005
IEEE
155views Hardware» more  ISCAS 2005»
15 years 3 months ago
Hyperblock formation: a power/energy perspective for high performance VLIW architectures
— Architectures based on Very Long Instruction Word (VLIW) processors are an optimal choice in the attempt to obtain high performance levels in mobile devices. The effectiveness ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
IJHCI
2010
144views more  IJHCI 2010»
14 years 8 months ago
Naturalistic Decision Making for Power System Operators
Motivation – Investigations of large-scale outages in the North American interconnected electric system often attribute the causes to three T’s: Trees, Training and Tools. To ...
Frank L. Greitzer, Robin Podmore, Marck Robinson, ...
ICC
2009
IEEE
157views Communications» more  ICC 2009»
15 years 4 months ago
Optimal Relay Assignment and Power Allocation in Selection Based Cooperative Cellular Networks
—We consider a system with a single base station communicating with multiple users over orthogonal channels while being assisted by multiple relays. Several recent works have sug...
Sachin Kadloor, Raviraj Adve