157 search results - page 13 / 32 » Power and performance tradeoffs using various caching strate... |
LCTRTS
2007
Springer
15 years 4 months ago
2007
Springer
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
108
click to vote
HPCA
2009
IEEE
15 years 10 months ago
2009
IEEE
Software cache-based side channel attacks present serious threats to modern computer systems. Using caches as a side channel, these attacks are able to derive secret keys used in ...
DATE
2005
IEEE
15 years 3 months ago
2005
IEEE
Utilizing on-chip caches in embedded multiprocessorsystem-on-a-chip (MPSoC) based systems is critical from both performance and power perspectives. While most of the prior work th...
EUC
2004
Springer
15 years 3 months ago
2004
Springer
Abstract. In distributed streaming media server clusters, by adopting cooperative caching (CC) technique, the free memory of all the servers can be combined to form a bigger, logic...
EUROPAR
2003
Springer
15 years 3 months ago
2003
Springer
As compared to a complex single processor based system, on-chip multiprocessors are less complex, more power efficient, and easier to test and validate. In this work, we focus on a...