157 search results - page 6 / 32 » Power and performance tradeoffs using various caching strate... |
107
click to vote
RTSS
2003
IEEE
15 years 3 months ago
2003
IEEE
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
ICCD
2005
IEEE
15 years 6 months ago
2005
IEEE
Recent advances in Dynamic Power Management (DPM) techniques have resulted in designs that support a rich set of power management options, both at the hardware and software levels...
HPCA
2009
IEEE
15 years 10 months ago
2009
IEEE
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
GLOBECOM
2010
IEEE
14 years 8 months ago
2010
IEEE
Abstract--Regular expression (Regex) becomes the standard signature language for security and application detection. Deterministic finite automata (DFAs) are widely used to perform...
DATE
2007
IEEE
15 years 4 months ago
2007
IEEE
High reliability against noise, low energy consumption and high performance are key objectives in the design of on-chip networks. Recently some researchers have considered the var...