Sciweavers

7 search results - page 2 / 2
» Power efficient DSP datapath configuration methodology for F...
Sort
View
DAC
2002
ACM
14 years 7 months ago
Exploiting operation level parallelism through dynamically reconfigurable datapaths
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...
Zhining Huang, Sharad Malik
DATE
2008
IEEE
163views Hardware» more  DATE 2008»
14 years 27 days ago
Design flow for embedded FPGAs based on a flexible architecture template
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
B. Neumann, Thorsten von Sydow, Holger Blume, Tobi...