Sciweavers

3 search results - page 1 / 1
» Power estimation for a submicron CMOS inverter driving a CRC...
Sort
View
45
Voted
GLVLSI
2000
IEEE
83views VLSI» more  GLVLSI 2000»
15 years 2 months ago
Power estimation for a submicron CMOS inverter driving a CRC interconnect load
Ï ÔÖ × ÒØ Ò Ò ÐÝØ Ð ÜÔÖ ×× ÓÒ ÓÖ Ø Ú ÐÙ Ø ÓÒ Ó Ø × ÓÖØ¹ Ö Ù Ø ÔÓÛ Ö ×× Ô Ø ÓÒ Ò ÅÇË ÒÚ ÖØ Ö Ö Ú¹ Ò Ê ÒØ Ö ÓÒÒ ...
Hung-Jung Chen, Bradley S. Carlson
VLSID
2002
IEEE
160views VLSI» more  VLSID 2002»
15 years 10 months ago
PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis
Predictive delay analysis is presented for a representative CMOS inverter with submicron device size using PREDICTMOS MOSFET model. As against SPICE, which adopts a time consuming...
A. B. Bhattacharyya, Shrutin Ulman
GLVLSI
2003
IEEE
185views VLSI» more  GLVLSI 2003»
15 years 3 months ago
Shielding effect of on-chip interconnect inductance
—Interconnect inductance introduces a shielding effect which decreases the effective capacitance seen by the driver of a circuit, reducing the gate delay. A model of the effectiv...
Magdy A. El-Moursy, Eby G. Friedman