95 search results - page 15 / 19 » Power estimation for cycle-accurate functional descriptions ... |
ASAP
2007
IEEE
15 years 3 months ago
2007
IEEE
This paper explores the reliability of three different minimum fan-in majority gates full adder (FA) designs, and compares them to the performance of a standard XOR-based FA. The ...
124
Voted
ICCD
2004
IEEE
15 years 10 months ago
2004
IEEE
Deterministic gate delay models have been widely used to find the transition probabilities at the nodes of a circuit for calculating the power dissipation. However, with progress...
134
click to vote
SAT
2009
Springer
15 years 8 months ago
2009
Springer
Cryptography ensures the confidentiality and authenticity of information but often relies on unproven assumptions. SAT solvers are a powerful tool to test the hardness of certain ...
125
click to vote
GECCO
2004
Springer
15 years 7 months ago
2004
Springer
Portable embedded systems are being driven by consumer demands to be thermally efficient, perform faster, and have longer battery life. To design such a system, various hardware un...
113
click to vote
DATE
2008
IEEE
15 years 8 months ago
2008
IEEE
— The worst-case delay/power of function units has been used in traditional high level synthesis to facilitate design space exploration. As technology scales to nanometer regime,...