Sciweavers

20 search results - page 1 / 4
» Power grid analysis benchmarks
Sort
View
137
Voted
DAC
2004
ACM
16 years 4 months ago
Worst-case circuit delay taking into account power supply variations
Current Static Timing Analysis (STA) techniques allow one to verify the timing of a circuit at different process corners which only consider cases where all the supplies are low o...
Dionysios Kouroussis, Rubil Ahmadi, Farid N. Najm
116
Voted
DAC
1998
ACM
15 years 7 months ago
Design and Analysis of Power Distribution Networks in PowerPC Microprocessors
We present a methodology for the design and analysis of power grids in the PowerPC™ microprocessors. The methodology covers the need for power grid analysis across all stages of...
Abhijit Dharchoudhury, Rajendran Panda, David Blaa...
131
Voted
DAC
2000
ACM
15 years 8 months ago
Fast power grid simulation
The decrease in feature size and added chip functionality in large sub-micron integrated circuits demand larger grids for power distribution. Since power grids are performance lim...
Sani R. Nassif, Joseph N. Kozhaya
123
Voted
DAC
2003
ACM
16 years 4 months ago
Power grid reduction based on algebraic multigrid principles
With the scaling of technology, power grid noise is becoming increasingly significant for circuit performance. A typical power grid circuit contains millions of linear elements, m...
Haihua Su, Emrah Acar, Sani R. Nassif
254
Voted
DAC
2011
ACM
14 years 3 months ago
Efficient incremental analysis of on-chip power grid via sparse approximation
In this paper, a new sparse approximation technique is proposed for incremental power grid analysis. Our proposed method is motivated by the observation that when a power grid net...
Pei Sun, Xin Li, Ming Yuan Ting