228 search results - page 35 / 46 » Power management in external memory using PA-CDRAM |
109
Voted
BMCBI
2006
14 years 11 months ago
2006
Background: Analyses of biomolecules for biodiversity, phylogeny or structure/function studies often use graphical tree representations. Many powerful tree editors are now availab...
SC
2009
ACM
15 years 6 months ago
2009
ACM
In this paper, we present an early performance evaluation of a 624-core cluster based on the Intel® Xeon® Processor 5560 (code named “Nehalem-EP”, and referred to as Xeon 55...
94
Voted
IEEEHPCS
2010
14 years 10 months ago
2010
Abstract—GPUs have recently been used to accelerate dataparallel applications for they provide easier programmability and increased generality while maintaining the tremendous me...
112
click to vote
ASPLOS
2010
ACM
15 years 3 months ago
2010
ACM
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
107
click to vote
SIGMETRICS
2011
ACM
14 years 2 months ago
2011
ACM
The workloads in modern Chip-multiprocessors (CMP) are becoming increasingly diversified, creating different resource demands on hardware substrate. It is necessary to allocate h...