Sciweavers

318 search results - page 5 / 64
» Power minimization for dynamic PLAs
Sort
View
EOR
2006
61views more  EOR 2006»
14 years 9 months ago
Workload minimization in re-entrant lines
This paper is concerned with workload minimization in re-entrant lines with exponential service times and preemptive control policies. Using a numerical algorithm called the power...
Ger Koole, Auke Pot
TVLSI
2008
78views more  TVLSI 2008»
14 years 9 months ago
Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime
Abstract--A SMART repeater is proposed for driving capacitively-coupled, global-length on-chip interconnects that alters its drive strength dynamically to match the relative bit pa...
Roshan Weerasekera, Dinesh Pamunuwa, Li-Rong Zheng...
MICRO
2005
IEEE
113views Hardware» more  MICRO 2005»
15 years 3 months ago
Thermal Management of On-Chip Caches Through Power Density Minimization
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I....
ECRTS
2010
IEEE
14 years 10 months ago
Minimizing Multi-resource Energy for Real-Time Systems with Discrete Operation Modes
Energy conservation is an important issue in the design of embedded systems. Dynamic Voltage Scaling (DVS) and Dynamic Power Management (DPM) are two widely used techniques for sav...
Fanxin Kong, Yiqun Wang, Qingxu Deng, Wang Yi
EMSOFT
2008
Springer
14 years 10 months ago
On the interplay of dynamic voltage scaling and dynamic power management in real-time embedded applications
Dynamic Voltage Scaling (DVS) and Dynamic Power Management (DPM) are two popular techniques commonly employed to save energy in real-time embedded systems. DVS policies aim at red...
Vinay Devadas, Hakan Aydin