Sciweavers

732 search results - page 119 / 147
» Power minimization using control generated clocks
Sort
View
IEEEPACT
2002
IEEE
15 years 6 months ago
A Framework for Parallelizing Load/Stores on Embedded Processors
Many modern embedded processors (esp. DSPs) support partitioned memory banks (also called X-Y memory or dual bank memory) along with parallel load/store instructions to achieve co...
Xiaotong Zhuang, Santosh Pande, John S. Greenland ...
ISBI
2006
IEEE
16 years 2 months ago
Sketch initialized Snakes for rapid, accurate and repeatable interactive medical image segmentation
We combine a pen and pressure-sensitive tablet input device, and a sketch-based user initialization process, with a general subdivisioncurve Snake to create an intuitive, fast, ac...
Tim McInerney, M. Reza Akhavan Sharif
RTSS
2003
IEEE
15 years 6 months ago
Experimental Evaluation of Code Properties for WCET Analysis
This paper presents a quantification of the timing effects that advanced processor features like data and instruction cache, pipelines, branch prediction units and out-oforder ex...
Antoine Colin, Stefan M. Petters
CASES
2007
ACM
15 years 5 months ago
Performance optimal processor throttling under thermal constraints
We derive analytically, the performance optimal throttling curve for a processor under thermal constraints for a given task sequence. We found that keeping the chip temperature co...
Ravishankar Rao, Sarma B. K. Vrudhula
MOBICOM
2009
ACM
15 years 7 months ago
Optimal beam scheduling for multicasting in wireless networks
We consider the problem of efficient link-layer multicasting in wireless networks with switched beamforming antennas. The inherent tradeoff between multicasting and beamforming ...
Karthikeyan Sundaresan, Kishore Ramachandran, Samp...