732 search results - page 15 / 147 » Power minimization using control generated clocks |
134
click to vote
ISCA
2002
IEEE
15 years 8 months ago
2002
IEEE
Due to shrinking technologies and increasing design sizes, it is becoming more difficult and expensive to distribute a global clock signal with low skew throughout a processor di...
135
Voted
HICSS
2010
IEEE
15 years 10 months ago
2010
IEEE
In this paper we explore the interaction between a dynamic model of the power transmission system (OPA) and a simple economic model of power generation development. Despite the si...
136
click to vote
JACM
2002
15 years 3 months ago
2002
Abstract. Shared registers are basic objects used as communication mediums in asynchronous concurrent computation. A concurrent timestamp system is a higher typed communication obj...
123
Voted
ICCD
2001
IEEE
16 years 11 days ago
2001
IEEE
A new iterative multiplier based on a self-timed clocking scheme is presented. To reduce the area required for the multiplier, only two CSA rows are iteratively used to complete a...
144
Voted
TWC
2010
14 years 10 months ago
2010
We investigate the problem of minimizing the overall transmission delay of packets in a multi-access wireless communication system, where the transmitters have average power constr...