Sciweavers

390 search results - page 29 / 78
» Power system on a chip (PSoC)
Sort
View
ISLPED
1999
ACM
84views Hardware» more  ISLPED 1999»
15 years 4 months ago
An architectural solution for the inductive noise problem due to clock-gating
As we approach Gigascale Integration, chip power consumption is becoming a critical system parameter. Clock-gating idle units provides needed reductions in power consumption. Howe...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Viv...
82
Voted
ICIP
1999
IEEE
16 years 1 months ago
Architecture of Embedded Video Processing in a Multimedia Chip-Set
A new chip-set for video display processing in a consumer television or set-top box is presented. Key aspect of the chip-set is a high flexibility and programmability of multi-win...
Egbert G. T. Jaspers, Peter H. N. de With
IEEEPACT
2000
IEEE
15 years 4 months ago
aSOC: A Scalable, Single-Chip Communications Architecture
As on-chip integration matures, single-chip system designers must not only be concerned with component-level issues such as performance and power, but also with onchip system-leve...
Jian Liang, Sriram Swaminathan, Russell Tessier
ISWC
2006
IEEE
15 years 5 months ago
Low Power Wearable Audio Player Using Human Body Communications
This paper presents a prototype wearable audio player system to playback the digital audio signal transmitted through the wearer’s body without any wire. To significantly reduce...
Seong-Jun Song, Seung-Jin Lee, Namjun Cho, Hoi-Jun...
DAC
2007
ACM
16 years 23 days ago
Multi-Core Design Automation Challenges
The trend to multi-core chip designs presents new challenges for design automation, while the increased reuse of components may offer solutions. This paper describes some of the k...
John A. Darringer