1145 search results - page 98 / 229 » Power-Driven Design Partitioning |
FDL
2005
IEEE
15 years 7 months ago
2005
IEEE
In order to address the complexities of SoC design, rigorous development methods and automated tools are required. This paper presents an approach to formal verification using mod...
109
click to vote
SAMOS
2005
Springer
15 years 7 months ago
2005
Springer
This paper presents a new tool for the automatic generation of highly parallelized Finite Impulse Response (FIR) filters. In this approach we follow our PARO design methodology. P...
CODES
1999
IEEE
15 years 5 months ago
1999
IEEE
With the growth of System on a Chip (SoC), the functionality of analog components must also be considered in the design process. This paper describes some of the design implementa...
104
click to vote
HPCA
1996
IEEE
15 years 5 months ago
1996
IEEE
In this paper, we propose a cache design that provides the same miss rate as a two-way set associative cache, but with a access time closer to a direct-mapped cache. As with other...
129
click to vote
SIGMOD
2011
ACM
14 years 4 months ago
2011
ACM
Conventional OLTP systems assign each transaction to a worker thread and that thread accesses data, depending on what the transaction dictates. This thread-to-transaction work ass...