Sciweavers

426 search results - page 84 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
86
Voted
HPDC
2000
IEEE
15 years 1 months ago
Creating Large Scale Database Servers
The BaBar experiment at the Stanford Linear Accelerator Center (SLAC) is designed to perform a high precision investigation of the decays of the B-meson produced from electron-pos...
Jacek Becla, Andrew Hanushevsky
112
Voted
VVS
2000
IEEE
128views Visualization» more  VVS 2000»
15 years 1 months ago
The ULTRAVIS system
This paper describes architecture and implementation of the ULTRAVIS system, a pure software solution for versatile and fast volume rendering. It provides perspective raycasting, ...
Günter Knittel
76
Voted
ROBOCUP
1999
Springer
115views Robotics» more  ROBOCUP 1999»
15 years 1 months ago
UBU Team
The underlying research topics and the architecture of the UBU team are briefly described. The aim of developing UBU is to subject a series of tools and procedures for agent decis...
Johan Kummeneje, David Lybäck, Håkan L....
ASPLOS
2008
ACM
14 years 11 months ago
The mapping collector: virtual memory support for generational, parallel, and concurrent compaction
Parallel and concurrent garbage collectors are increasingly employed by managed runtime environments (MREs) to maintain scalability, as multi-core architectures and multi-threaded...
Michal Wegiel, Chandra Krintz
CASES
2008
ACM
14 years 11 months ago
A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization
While technology advances have made MPSoCs a standard architecture for embedded systems, their applicability is increasingly being challenged by dramatic increases in the amount o...
Chengmo Yang, Alex Orailoglu