Sciweavers

1251 search results - page 200 / 251
» PowerPC Platform: A System Architecture
Sort
View
DATE
2010
IEEE
192views Hardware» more  DATE 2010»
15 years 2 months ago
PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks
—Recent developments have shown the possibility of leveraging silicon nanophotonic technologies for chip-scale interconnection fabrics that deliver high bandwidth and power effi...
Johnnie Chan, Gilbert Hendry, Aleksandr Biberman, ...
AGENTS
1999
Springer
15 years 2 months ago
Planning and Resource Allocation for Hard Real-Time, Fault-Tolerant Plan Execution
We describe the interface between a real-time resource allocation system with an AI planner in order to create fault-tolerant plans that are guaranteed to execute in hard real-tim...
Ella M. Atkins, Tarek F. Abdelzaher, Kang G. Shin,...
EEE
2004
IEEE
15 years 1 months ago
Simulation Models and Their Metainfo-Management Using RDF-Based Paradigms
In a catalogue for computer-based models the basic problem is that complex interdependencies between models must be addressed, which are dependent on an application's domain....
Michael C. Jaeger, Moussa Lo, Robert J. Pefferly
FPL
2006
Springer
96views Hardware» more  FPL 2006»
15 years 1 months ago
High Speed Document Clustering in Reconfigurable Hardware
High-performance document clustering systems enable similar documents to automatically self-organize into groups. In the past, the large amount of computational time needed to clu...
G. Adam Covington, Charles L. G. Comstock, Andrew ...
CASES
2008
ACM
14 years 11 months ago
VESPA: portable, scalable, and flexible FPGA-based vector processors
While soft processors are increasingly common in FPGAbased embedded systems, it remains a challenge to scale their performance. We propose extending soft processor instruction set...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...