287 search results - page 49 / 58 » Predicate-Aware Scheduling: A Technique for Reducing Resourc... |
FPL
2003
Springer
15 years 2 months ago
2003
Springer
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
MOBISYS
2004
ACM
15 years 9 months ago
2004
ACM
Computation off-loading, i.e., remote execution, has been shown to be effective for extending the computational power and battery life of resource-restricted devices, e.g., hand-h...
ICDE
2007
IEEE
15 years 4 months ago
2007
IEEE
Recent industry trends towards reducing the costs of ownership in large data centers emphasize the need for database system techniques for both automatic performance tuning and ef...
FPGA
2004
ACM
15 years 1 months ago
2004
ACM
This paper presents a new approach to timing optimization for FPGA designs, namely incremental physical resynthesis, to answer the challenge of effectively integrating logic and p...
100
click to vote
CODES
2010
IEEE
14 years 6 months ago
2010
IEEE
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant realtime distributed embedded systems used for safe...