Sciweavers

142 search results - page 5 / 29
» Predictable programming on a precision timed architecture
Sort
View
MICRO
1995
IEEE
140views Hardware» more  MICRO 1995»
15 years 1 months ago
A system level perspective on branch architecture performance
Accurate instruction fetch and branch prediction is increasingly important on today’s wide-issue architectures. Fetch prediction is the process of determining the next instructi...
Brad Calder, Dirk Grunwald, Joel S. Emer
CORR
2010
Springer
132views Education» more  CORR 2010»
14 years 9 months ago
Bayesian Network Based XP Process Modelling
A Bayesian Network based mathematical model has been used for modelling Extreme Programming software development process. The model is capable of predicting the expected finish ti...
Mohamed Abouelela, Luigi Benedicenti
EMSOFT
2007
Springer
15 years 3 months ago
WCET estimation for executables in the presence of data caches
This paper describes techniques to estimate the worst case execution time of executable code on architectures with data caches. The underlying mechanism is Abstract Interpretation...
Rathijit Sen, Y. N. Srikant
HPCA
2009
IEEE
15 years 10 months ago
Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...
Lide Duan, Bin Li, Lu Peng
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
15 years 6 months ago
Architectural Support for Run-Time Validation of Control Flow Transfer
—Current micro-architecture blindly uses the address in the program counter to fetch and execute instructions without validating its legitimacy. Whenever this blind-folded instru...
Yixin Shi, Sean Dempsey, Gyungho Lee