Sciweavers

535 search results - page 95 / 107
» Predicting Application Run Times Using Historical Informatio...
Sort
View
IEEEPACT
2003
IEEE
15 years 2 months ago
Design Trade-Offs in High-Throughput Coherence Controllers
Recent research shows that the high occupancy of Coherence Controllers (CCs) is a major performance bottleneck in scalable shared-memory multiprocessors. In this paper, we propose...
Anthony-Trung Nguyen, Josep Torrellas
ICS
1995
Tsinghua U.
15 years 1 months ago
A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality
Current data cache organizations fail to deliver high performance in scalar processors for many vector applications. There are two main reasons for this loss of performance: the u...
Antonio González, Carlos Aliagas, Mateo Val...
NPAR
2004
ACM
15 years 2 months ago
Hardware-determined feature edges
Algorithms that detect silhouettes, creases, and other edge based features often perform per-edge and per-face mesh computations using global adjacency information. These are unsu...
Morgan McGuire, John F. Hughes
LOCA
2007
Springer
15 years 3 months ago
Inferring the Everyday Task Capabilities of Locations
Abstract. People rapidly learn the capabilities of a new location, without observing every service and product. Instead they map a few observations to familiar clusters of capabili...
Patricia Shanahan, William G. Griswold
INFOCOM
2008
IEEE
15 years 3 months ago
Association Control in Mobile Wireless Networks
—As mobile nodes roam in a wireless network, they continuously associate with different access points and perform handoff operations. However, these handoffs can potentially incu...
Minkyong Kim, Zhen Liu, Srinivasan Parthasarathy 0...