Sciweavers

493 search results - page 92 / 99
» Predicting MPEG Execution Times
Sort
View
ISLPED
2004
ACM
139views Hardware» more  ISLPED 2004»
15 years 7 months ago
Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization
Microprocessor designers use techniques such as clock gating to reduce power dissipation. An unfortunate side-effect of these techniques is the processor current fluctuations th...
Kim M. Hazelwood, David Brooks
ISCA
2002
IEEE
91views Hardware» more  ISCA 2002»
15 years 6 months ago
Slack: Maximizing Performance Under Technological Constraints
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...
Brian A. Fields, Rastislav Bodík, Mark D. H...
114
Voted
AGENTS
2001
Springer
15 years 6 months ago
Monitoring deployed agent teams
Recent years are seeing an increasing need for on-line monitoring of deployed distributed teams of cooperating agents, e.g., for visualization, or performance tracking. However, i...
Gal A. Kaminka, David V. Pynadath, Milind Tambe
106
Voted
ICS
2001
Tsinghua U.
15 years 6 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...
ICS
2000
Tsinghua U.
15 years 5 months ago
Push vs. pull: data movement for linked data structures
As the performance gap between the CPU and main memory continues to grow, techniques to hide memory latency are essential to deliver a high performance computer system. Prefetchin...
Chia-Lin Yang, Alvin R. Lebeck